

UNITED STATES PATENT APPLICATION

FOR

**UNIFIED DATABASE SYSTEM TO STORE, COMBINE,
AND MANIPULATE CLOCK RELATED DATA FOR
GRID-BASED CLOCK DISTRIBUTION DESIGN**

INVENTORS:

**Ralf M. Schmitt, a citizen of Germany
Manjunath D. Haritsa, a citizen of India**

ASSIGNED TO:

Sun Microsystems, Inc., a California Corporation

PREPARED BY:

**THELEN, REID, & PRIEST
P.O. BOX 640640
SAN JOSE, CA 95164-0640
TELEPHONE: (408) 292-5800
FAX: (408) 287-8040**

Attorney Docket Number: SUN-P5405

Client Docket Number: P5405

S P E C I F I C A T I O N

TITLE OF THE INVENTION

5 UNIFIED DATABASE SYSTEM TO STORE, COMBINE,
AND MANIPULATE CLOCK RELATED DATA FOR
GRID-BASED CLOCK DISTRIBUTION DESIGN

FIELD OF THE INVENTION

[0001] The present invention relates generally to a method for determining clock circuitry
10 parameters in an integrated circuit design. More specifically, the present invention relates to
employing clock net data to determine clock insertion delays for a microprocessor design having
grid-based clock distribution.

BACKGROUND OF THE INVENTION

[0002] Clock skew adjustment and verification is an important part of digital circuit and more
15 specifically microprocessor design. A clock signal provides the timing reference for all data
exchanges inside an integrated circuit (IC) or "chip." This clock signal is provided from a single
clock signal generator, which can be either off- chip or on-chip, and is distributed over the entire
chip to every circuit element that requires a timing reference, for example, a flip-flop among
20 others. The time required for the clock signal to propagate to a particular clocked element is
known as a clock insertion delay corresponding to that clocked element. The difference between
the insertion delays of two elements capable of exchanging data is known as the clock skew for
these two elements. Depending on the circumstances and relative to the two elements
exchanging data, clock skew may either make the clock signal too early or too late. Clock skew

is classified as being one of two types known as maxtime and mintime skew. Excessive clock skew can decrease the performance and increase the size and power consumption of an IC.

[0003] Turning first to FIG. 1, a block diagram and a timing diagram exemplifying maxtime type 5 clock skew is shown. The block diagram shows a first flip-flop (FFA) 10, a second flip-flop (FFB) 12, and a logic device 14 connected as shown. The *Clock* signal line is shown to have a skew 16 which makes the signal to the FFB 12 early and the signal to the FFA 10 late, relatively speaking. The timing diagram shows a propagation delay time of the FFA 10, $T_{pd_{FFA}}$, a logic delay time of the logic device 14, $T_{pd_{Logic}}$, a setup time of the FFB 12, $T_{setup_{FFB}}$, and a time of 10 the skew 16, T_{skew} . A combination of these times determines the usable cycle time, T_{usable_cycle} , from a cycle time, T_{cycle} , according to the following equation.

$$T_{usable_cycle} = T_{cycle} - T_{skew} \geq T_{pd_{FFA}} + T_{pd_{Logic}} + T_{setup_{FFB}} \quad (1)$$

The value of the maxtime skew T_{skew} determines the usable cycle time. The greater the clock skew the smaller the usable cycle time. Therefore, it is essential for the performance of the 15 microprocessor to analyze the clock skew for all possible paths in the circuit and to adjust the skew to achieve maximum performance.

[0004] Turning now to FIG. 2, a block diagram and a timing diagram exemplifying mintime type 20 clock skew is shown. The block diagram shows FFA 10 connected to FFB 12. This time, the *Clock* signal skew 16 makes the signal to the FFA 10 early and the signal to the FFB 12 late, relatively speaking. The timing diagram shows a propagation delay time of the FFA 10, $T_{pd_{FFA}}$, a hold time of the FFB 12, $T_{hold_{FFB}}$, and a time of the skew 16, T_{skew} .

$$T_{pd_{FFA}} \geq T_{hold_{FFB}} + T_{skew} \quad (2)$$

If the natural propagation delay of the FFA 10 is insufficient to achieve the necessary hold time, then additional circuitry must be added between the FFA 10 and the FFB 12 to increase the total propagation delay. This results in more die area and power being consumed. Further, the additional circuitry will have to be added before the circuit is fabricated in order to prevent 5 potential functional failures. This increases production costs and design times.

[0005] In both of the clock skew cases described above, an accurate analysis of the clock insertion delay for substantially every single clocked element is valuable to achieving high performance in a microprocessor design. The cost to analyze the insertion delay for a given path 10 increases in general more than linearly with the size of the problem. Analyzing the insertion delay of a large path is generally much more computationally expensive than dividing the large path into several smaller paths and analyzing each of these smaller paths separately. The sum of all of the computational costs for each of the smaller tasks is typically only a fraction of the cost for the entire problem processed as a single task. In addition, several of the smaller paths can 15 potentially be processed in parallel, so that the total runtime cost can be reduced even further. The analysis of all of the insertion delays in a microprocessor design is typically an extremely large computational task, which exceeds any available computational resources as a single analysis task. It can better be solved by dividing this task into a large number of independent smaller tasks.

20

[0006] In conventional microprocessor design, a clock distribution network is tree-based, grid-based, or a hybrid of both. The tree-based clock net has a network of branches from a synthesized clock source to each clocked element. So the one and only one path can be traced

directly to the clocked element. Each path can be analyzed separately thus making the calculation of the insertion delay relatively simple and accurate. Of course for a large number of clocked elements, these calculations will still be time consuming but the exceptionally high computational cost of simulating all of the paths simultaneously is avoided.

5

[0007] The grid-based clock net has a wire grid spanning over the entire chip, for example, at distribution level two or L2. At higher distribution levels, that is, for example, levels three through ten or L3-L10, the clock net has a pre-grid distribution net that resembles a tree. At L2, the clock drivers are shorted together by the grid to equalize arrival times. The result is that there is not one and only one path that can be traced directly to the clocked element. Furthermore, the clock arrival time at every clocked element is influenced by the load created by other clocked elements in the neighborhood. Therefore, it is not generally possible to analyze each clocked element separately. Instead the entire grid or at least a large cluster of the grid should be analyzed together to reflect the interaction of the clocked elements on the arrival time of the clock signal on the grid. Since conventionally the computation task cannot be separated easily into sub-tasks as with the tree-based clock net above, analyzing the clock insertion delay in a grid-based design is much more difficult than in a tree-based design and requires potentially a much higher computational cost.

20 [0008] Turning now to FIG. 3, a block diagram of a grid-based clock distribution system 18 is shown. The system 18 includes a phase-locked loop (PLL) 20 and a grid-based clock net 22 having levels ten through one. Levels ten through three form a pre-grid clock net or a global net and levels two and one form a local net. Only nine rows and one level one are shown for

simplicity purposes. The exact number will depend on the circumstances. A source clock signal from a source clock (not shown) is fed to the PLL 20 which produces a synthesized clock signal which is fed down through the grid-based clock net 22 from level ten to level one to the clocked elements (not shown).

5

[0009] Turning now to FIG. 4, a schematic diagram of the grid-based clock net 22 of FIG. 3 is shown. The column made up of levels ten through six is shown above and one example row of levels five through two is shown below. Each level includes a plurality of buffers 24. The number and layout of the columns, rows, levels, and buffers will depend on the particular application. In this diagram one can see how, to an extent, the pre-grid distribution net resembles a tree.

10
11
12
13
14
15
16
17
18
19
20

[0010] Turning now to FIG. 5, a layout diagram of the grid-based clock distribution system 18 of FIG. 3 is shown. The system 18 is shown in a substantially idealized form. This form is rarely if ever achieved in a practical application. The non-ideal form introduces random and systematic skew components. As a result, one must verify the skew based on the actual layout. In this diagram one can see the wire grid spanning over the entire chip.

[0011] In both of the clock skew cases described above with respect to FIGS. 1 and 2, it is valuable to analyze the clock insertion delay for each element to predict the clock skew for a given data transfer path and, if necessary, improve performance by adjusting the insertion delays of the involved elements. In addition to the obvious conductor lengths, the clock insertion delay depends in part on parasitic effects such as coupling capacitances to other metal lines in the

vicinity of the clock line. Therefore, the clock skew analysis has to be done after the entire microprocessor has been designed and all of the structures are present in a manufacturable form. Because all of the structures in the vicinity of the clock distribution network that might show parasitic interaction with the clock net have to be included, the clock skew analysis is typically very costly in terms of time and computational resources. Furthermore, the clock skew analysis requires circuit simulation tools with a high degree of accuracy. Any uncertainty in the clock insertion delay results caused by the limited accuracy of the simulation tools has to be accounted for as "unknown additional clock skew," thereby limiting the analysis and the resulting system performance. Similarly, the demand for high accuracy increases the cost in terms of time and computational resources. For a standard microprocessor design, that is, one having more than ten million transistors, there comes a point when simulating the complete clock distribution net at one time with high accuracy tools becomes unmanageable with conventional means. The simulation time would be unacceptable and the tools are typically not capable of dealing with such large quantities of data with high accuracy.

BRIEF DESCRIPTION OF THE INVENTION

[0012] A method of and an apparatus for determining clock insertion delays for a microprocessor design having a grid-based clock distribution is disclosed. The method includes partitioning the complete clock net into a global clock net and a plurality of local clock nets, 5 simulating a load for each of the local clock nets, simulating the global clock net, and combining the simulations to form the complete clock net. The method may further include evaluating the combination to determine whether the results converge and storing the simulation results in a Clock Data Model. When the results do not converge, the method re-simulates at least one of the local clock nets and re-simulates the global clock net. The Clock Data Model collects, manages, 10 retrieves, and queries all of the simulation information. The method may further analyze the complete clock net to predict the clock skew for a given data transfer path for potential redesign.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] The accompanying drawings, which are incorporated into and constitute a part of this specification, illustrate one or more embodiments of the present invention and, together with the detailed description, serve to explain the principles and implementations of the invention.

5

In the drawings:

FIG. 1 is a block diagram and a timing diagram exemplifying maxtime type clock skew;

FIG. 2 is a block diagram and a timing diagram exemplifying mintime type clock skew;

FIG. 3 is a block diagram of a grid-based clock distribution system;

FIG. 4 is a schematic diagram of the grid-based clock net of FIG. 3;

10

FIG. 5 is a layout diagram of the grid-based clock distribution system of FIG. 3;

FIG. 6 is a logic flow diagram of a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution;

FIG. 7 is a logic flow diagram of the simulation of each of the plurality of local clock nets; and

15

FIG. 8 is a logic flow diagram of the simulation of the global clock net.

DETAILED DESCRIPTION

[0014] Embodiments of the present invention are described herein in the context of a unified database system to store, combine, and manipulate clock related data for a grid-based clock distribution design. Those of ordinary skill in the art will realize that the following detailed 5 description of the present invention is illustrative only and is not intended to be in any way limiting. Other embodiments of the present invention will readily suggest themselves to such skilled persons having the benefit of this disclosure. Reference will now be made in detail to implementations of the present invention as illustrated in the accompanying drawings. The same reference indicators will be used throughout the drawings and the following detailed description 10 to refer to the same or like parts.

[0015] In the interest of clarity, not all of the routine features of the implementations described herein are shown and described. It will, of course, be appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order 15 to achieve the specific goals of the developer, such as compliance with application- and business-related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this 20 disclosure.

[0016] In accordance with the present invention, the components, process steps, and/or data structures may be implemented using various types of operating systems, computing platforms,

computer programs, and/or general purpose machines without departing from the scope and spirit of the inventive concepts disclosed herein.

[0017] Turning now to FIG. 6, a logic flow diagram of a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution is shown. The method uses as an input a database containing the entire network information for the microprocessor. This includes the complete clock net information. Typically, the method extracts each piece of information from this database only once but this may not necessarily be the case. The process begins at START. At block 30, the process partitions the complete clock net into a global clock net and a plurality of local clock nets. The global clock net includes levels ten through three and those portions of level two that are outside of all of the plurality of local clock nets. Each of the plurality of local clock nets includes portions of level two and level one. The location of the local clock nets can be determined in any of a number of ways. One valid approach is to break the complete clock net into a plurality of parts approximating rectangular grid coordinates. The designation of the global clock net may be thought of as horizontal partitioning. The designation of local clock nets may be thought of as vertical partitioning. It may be desired or required to break one or more of the local clock nets down even further. This would result in sub-, sub-sub-, etc. local clock nets. At block 32, the process simulates each of the plurality of local clock nets. The process will be described in more detail below. If sub-local clock nets were created in block 20 30, then the lowest sub-local clock net is simulated first and then each successively higher sub-local clock net is simulated until the highest local clock net has been simulated. In those instances when the simulations of the local clock nets do not depend on one another, they may be processed in parallel. The result is a load for each of the local clock nets on the global clock net.

This load may take many forms. One valid form is that of a single capacitor for each of the connections of the local clock net to the global clock net. At block 34, the process simulates the global clock net based in part on the simulated load of each of the plurality of local clock nets.

This will also be described in more detail below. At block 36, the process combines the simulations to form the complete clock net. At decision block 37, the complete clock net is evaluated to determine if the results converge. It is possible, if somewhat unlikely, that this block could be eliminated. Often, the results of the first pass will not converge as one would prefer and blocks 32 through 37 will be repeated at least once if not more. More details of this iteration aspect of the method will be described below.

[0018] A data model that will be referred to as the Clock Data Model (CDM) collects, manages, retrieves, and queries all of the information created during the different simulations in the process. For each point where a clocked element is connected to the local clock net and where the local clock net is connected to the global clock net, an array of information is stored. First, there is the location of the point. Second, if the point has a simulated load, there is the value of the load. Third, if the point has a clocked element attached to it, there is the name of that element. Fourth, there is the clock arrival time and slope for each point. Depending on the need or desire, other information may also be included. The CDM provides a quick retrieval mechanism for clock skew and edge rate information. This mechanism can be interfaced with a timing tool to provide accurate clock arrival times for each clocked element in the microprocessor design.

[0019] Turning now to FIG. 7, a logic flow diagram of the simulation of each of the plurality of local clock nets is shown. Note that this diagram is related to block 32 of FIG. 6 above. Recall that the various local clock net simulations may be run in parallel. The process begins at

START. At block 38, the process extracts the layout of the local clock net from the

5 microprocessor network database. In order to account for all of the coupling capacitances, the conductors routed above and through the local clock net are also extracted. One can visualize this as thought a vertical cross section has been taken of the circuit delineated by the local clock net. This serves to further emphasize the use of the term vertical partitioning. The clock

distribution is traced by starting at the point or points where the local clock net is connected to the global clock net. At block 40, the process extracts the component values of the elements of

10 the local clock net from the microprocessor network database. At block 42, the process

simulates the local clock net based on the layout and the component values. At least initially, it may be assumed for simulation purposes that the clock arrival times from the global clock net will be simultaneous at all points where the local clock net is connected to the global clock net.

15 This assumption is substantially accurate as this is the goal of the clock net designer. At block 44, the process extracts the load of the local clock net on the global clock net. In addition, the clock arrival time at each of the clocked elements can be measured. All of this information is

added to the CDM.

20 [0020] Turning now to FIG. 8, a logic flow diagram of the simulation of the global clock net is shown. Note that this diagram is related to block 34 of FIG. 6 above. The process begins at START. At block 46, the process extracts the layout of the global clock net from the microprocessor network database. At block 48, the process extracts the component values of the

elements of the global clock net from the microprocessor network database. At block 50, the process inserts the simulated loads of the plurality of local clock nets. At block 52, the process simulates the global clock net based on the layout, the component values, and the simulated local clock net loads. The result is the clock skew distribution on the global clock net. This includes 5 the clock skew times for all points where the local clock net is connected to the global clock net. All of this information is also added to the CDM.

[0021] Returning to FIG. 6, taken together, blocks 32-36 and the blocks of FIGs. 7 and 8 result in the initial set up of the CDM. Recall that in FIG. 7 each of the plurality of local clock nets was simulated under the assumption that the clock arrival times from the global clock net would be simultaneous at all points where the local clock net is connected to the global clock net. Recall further that these times were subsequently calculated in block 34 and FIG. 8. As a result, the assumed clock arrival value and the actual clock arrival value can be compared in block 37. If the values have not converged, then blocks 32-37 can be repeated using the calculated times 15 rather than the assumed simultaneous times in block 42 of FIG. 7. Such an iteration will improve the accuracy of the simulations. Although the entirety of blocks 32-37 and the corresponding blocks of FIGs. 7 and 8 may be repeated, this may be undesirable and unnecessary. A more streamlined approach would be to asses each of the plurality of local clock nets in a top down manner to determine whether to re-run the simulation for each particular local 20 clock net. Similar to above, the simulations may be re-run in parallel. All of the local clock nets are reviewed and re-run in block 32 before the global clock net is re-run in block 34. It may not be necessary to re-run the global clock net simulation if the re-calculated loads of the local clock nets attached directly to the global clock net have not changed substantially, that is, they have not

changed enough to affect the clock arrival times of the global clock net. As the various simulations are re-run, the CDM is updated. In an effort to further streamline the iteration process, it is possible to skip blocks 38 and 40 of FIG. 7 as this information is already stored in the CDM and has not changed. Also, it is possible to skip blocks 46 and 48 of FIG. 8 for the 5 same reason. Eventually through the iteration process the results will converge and the process will end leaving a substantially fully developed simulation and CDM.

[0022] With the complete clock net simulated, it is now possible to analyze the clock insertion delay for each element to predict the clock skew for a given data transfer path and, if necessary, 10 improve performance by adjusting the insertion delays of the involved elements. If there are any performance adjustments or redesigns made, then blocks 32-37 will have to be repeated as with the iteration aspect described above. It is possible to re-run all of the simulations, but this too may be undesirable and unnecessary. A more streamlined approach would be to start by re-running the local clock net or nets involved in the redesign first. Then one can evaluate how far 15 the ripples of the change, if any, may propagate. One may choose to compromise on the redesign to avoid sending any ripples at all. If the redesigned local clock net is connected to one or more sub-local clock nets, then the clock arrival times are evaluated to determine whether the sub-local clock net should be re-run as well. Further, the redesigned local clock net load is evaluated to determine whether the next higher clock net, either local or global, should be re-run 20 as well. The clock arrival times and loads of each re-run clock net attached to the redesigned local clock net are also evaluated for their potential affect on their neighboring clock nets, if any. As the various simulations are re-run, the CDM is updated. Eventually the ripples will cease leaving a substantially fully developed simulation and CDM of the redesign. The redesign

process may repeat as desired or required to tailor performance adjustments or to mitigate the affects of performance adjustments.

[0023] While embodiments and applications of this invention have been shown and described, it
5 would be apparent to those skilled in the art having the benefit of this disclosure that many more
modifications than mentioned above are possible without departing from the inventive concepts
herein. The invention, therefore, is not to be restricted except in the spirit of the appended
claims.